Power consumption of synchronous sequential circuits can be reduced by careful encoding of the states of the circuit. The idea is to reduce the average number of bit changes per state transition by¯nding an optimal state assignment. This state assignment problem is NP-hard, and existing techniques rely mainly on heuristic-based methods. The primary goal of this work is to assess the suitability of using complete advanced Boolean Satis¯ability and Integer Linear Programming (ILP) methods in¯nding an optimized solution. We formulate the problem as a 0-1 ILP instance with power minimization being the objective. Using generic and commercial solvers, the proposed approach was tested on sample circuits from the MCNC benchmark suite. Furthermore, in an e®ort to accelerate the search process, circuits were checked for symmetries and symmetry breaking predicates were added whenever applicable. The experimental results provide a pragmatic insight into the problem and basis for further exploration.
Introduction
With the ever increasing integration scale, power consumption has emerged as a major design constraint for integrated circuits. During logic synthesis of sequential circuits, i.e.,¯nite state machines (FSMs), assigning binary codes to each state in the circuit is a critical step in the low power design of the circuit. The state encoding problem for low power has been explored by a number of researchers. Recent work has attempted to address this issue using various techniques. In Ref. 1, using a probabilistic description of the circuit, a state assignment algorithm that minimizes the Boolean distance between the codes of the state with high transition probability was proposed. The primary objective was to reduce the average switching activity of the input and output state variables by minimizing the number of bit changes during state transition. Symbolic methods for reencoding a circuit to reduce the dissipated power are discussed in Ref. 2 . The authors experimented with two encoding strategies. One based on recursive weighted no-bipartite matching, and one on recursive mincut bipartitioning. The authors conclude that even though the results are promising, their synthesis procedure needs re¯nements in both circuit transformation and the power estimation phases. Encoding of states for a given user-speci¯ed input sequence was addressed in Ref. 3 . Simulation was used to determine the relative frequency for all state transitions. By de¯ning and using a register switching rate as a cost, the authors then used simulated annealing to solve the state assignment problem. In Ref. 4 , given an FSM description and the input probabilities, the total state transition probabilities for each edge in a state transition graph of the circuit are computed¯rst. This is done by modeling the FSM as a Markov chain. A cost function that is the summation of the products of distinct code words with the Hamming distance between any two adjacent states is used to measure the e®ectiveness of the assignments. Similar to Ref. 1, the goal is to assign codewords with minimum Hamming distances to states with higher transition probabilities. A spanning treebased encoding approach was tested in Ref. 5 . The assignment problem was formulated as a hypercube embedding problem, where the embedding process is directed by a maximum spanning tree of the attraction graph of the FSM. In Ref. 6 , heuristic techniques were used to visit the state transition graph of the circuit and assign a priority to the symbolic states. Next, an encoding technique that follows the priority established in the¯rst part is used to assign binary codes to the states. As assignment method that utilized dynamic loop information extracted from FSM pro¯ling data was presented in Ref. 7 . The authors then experimented with three di®erent loop-based state assignment algorithms, depth-¯rst search, loop-based depth¯rst and per state encoding. An m-block partitioning technique for the state assignment to reduce the number of feedback cycles and keep low switching activities among state variables is discussed in Ref. 8 . The objective was both, to improve power consumption and testability of the circuit. Reengineering (targeting low power) a FSM by constructing a functionally equivalent but topologically di®erent design based on an optimization objective was presented in Ref. 9 . The authors argue that this will allow the exploration of a larger solution space making it possible to obtain solutions better than the optimal ones for the original circuit. They used genetic algorithms and heuristics to reengineer existing low power state encoding procedures with favorable results.
The last decade have seen a remarkable growth in the use of Boolean Satis¯ability (SAT) models and algorithms for solving various problems in Electronic Design Automation (EDA). This is mainly due to the fact that SAT algorithms have seen tremendous improvements in the last few years, allowing larger problem instances to be solved in di®erent applications domains.
10À13 Such applications include formal veri¯cation, 14 FPGA routing, 15 global routing, 16 logic synthesis, 17 and power optimization. 18 SAT solvers have traditionally been used to solve decision problems. Given a set of Boolean variables and constraints expressed in products-of-sum form (also known as conjunctive normal form (CNF)), the goal is to identify a variable assignment that will satisfy all constraints in the problem or prove that no such assignment exists. Recently, SAT solvers have been extended to handle Pseudo-Boolean (PB) constraints. 16,19À22 PB constraints are more expressive and can replace an exponential number of CNF constraints. Another key advantage of PB constraints is the ability to express optimization problems which are traditionally handled as integer linear programming (ILP) problems. Hence, SAT solvers can now handle both decision and optimization problems and compete with the best available generic ILP solvers such as IBM-ILOG CPLEX. 23 In this paper, we propose using SAT-based and generic ILP solvers to handle the state assignment problem. We formulate the problem as an optimization instance and use SAT-based ILP solvers to¯nd a solution. The problem is also solved using generic ILP solvers, e.g., CPLEX, 23 for performance comparison. Interestingly, presented empirical results show that SAT-based ILP solvers outperform generic commercial ILP solvers when solving such instances.
Previous work has shown that breaking symmetries in SAT 0-1 ILP formulas e®ectively prunes the search space and can lead to signi¯cant runtime speedups. 1 The idea is that breaking symmetries prevent symmetric images of search paths from being searched, thus pruning the search tree. 24, 25 Since industrial instances, in general, have some structure, they are likely to have symmetries.
In this paper, we statically detect and break the symmetries in the generated SAT 0-1 ILP instances and evaluate the advantage of that on SAT-based and generic ILP solvers. Our results indicate the presence of symmetries in the tested instances. Furthermore, as suggested by previous work, 26 SAT-based ILP solvers perform better on instances with broken symmetries while generic ILP solvers show mixed performance.
The rest of the paper is organized as follows: Sec. 2 provides background information on the state assignment problem and Boolean SAT; Sec. 3 explains how to formulate the state assignment problem as a SAT 0-1 ILP problem. Section 4 gives a summary of the experimental results and the paper is concluded in Sec. 5.
Background
In this section, we review the state assignment problem and we introduce some key concepts related to Boolean SAT and symmetry breaking. This will serve in clarifying our proposed approach to solve the state assignment problem.
The state transition graph
The state assignment problem entails the codi¯cation of states in a FSM, and is a known NP-complete problem. 27 In Ref. 1, a brief attempt was made to formulate the state encoding as an ILP problem. However, at the time there were no commercial or state-of-the-art solvers available and the authors only brie°y discussed a framework to formulate the problem.
In this work, prior to formulating the problem as an ILP instance, the state transition graph (STG) for each benchmark circuit is developed. That is, given the FSM description and the input probabilities; we compute the transition probabilities for each edge in the STG, by modeling the FSM as a Markov chain. Thereafter, all unreachable states and self-loops are eliminated from the graph. The STG is then transformed into an undirected graph converting all multiple edges into a single undirected edge with weights that equals to the sum of the directed edge probabilities. 1, 6 Thus, the weights on the edges are proportional to the total probability of transition between every two connected states.
Boolean SAT
Boolean SAT is often used as the underlying model in the¯eld of computer aided designs of integrated circuits. A number of SAT solvers have been proposed and implemented.
10À13 These solvers employ powerful algorithms that are su±ciently e±cient to deal with large-scale SAT problems that typically arise in the design automation domain. Most of these algorithms claim competitive results in runtime e±ciency and robustness.
In SAT, given a formula f, the objective is to identify an assignment to a set of Boolean variables that will satisfy a set of constraints. If an assignment is found, it is known as a satisfying assignment, and the formula is called satis¯able. Otherwise if an assignment does not exist, the formula is called unsatis¯able. The constraints are typically expressed in CNF. In CNF, the formula consists of the conjunction (AND) of m clauses ! 1 ; . . . ; ! m each of which consists of the disjunction (OR) of k literals. A literal l is an occurrence of a Boolean variable or its complement. Hence, in order to satisfy a formula, each of its clauses must have at least one literal evaluated to true.
As an example, a CNF instance fða; b; cÞ ¼ ða þ bÞ Á ða þ b þ cÞ consists of three variables, two clauses, and¯ve literals. The assignment fa ¼ 0; b ¼ 1; c ¼ 0g leads to a con°ict, whereas the assignment fa ¼ 0;
Despite the problem being NP-complete, there have been dramatic improvements in SAT solver technology over the past decade. This has led to the development of several powerful SAT solvers that are capable of handling problems consisting of thousands of variables and millions of constraints.
10À13
Recently, SAT solvers 16,19À22 have been extended to handle PB constraints which are linear inequalities with integer coe±cients that can be expressed in the normalized form 16 of
where a i b 2 Z and x i are Boolean variables. PB constraints can, in some cases, replace an exponential number of CNF constraints. They have been found to be very e±cient in expressing \counting constraints". 16 Furthermore, PB extends SAT solvers to handle optimization problems as opposed to only decision problems. Subject to a given set of CNF and PB constraints, one can request the minimization (or maximization) of an objective function which consists of a linear combination of the problem's variables. Note that each CNF constraint can be viewed as a PB constraint. For example the CNF constraint ð a þ bÞ can be viewed as the PB constraint a þ b ! 1. PB constraints represent 0-1 ILP inequalities.
Symmetry detection and breaking for Boolean SAT
Detecting and breaking symmetries in SAT instances have been shown to help prune the search space explored by a SAT solver. The basic framework for utilizing symmetries was proposed in Ref. 25 , and later extended by Refs. 24 and 28 to account for phase-shift symmetries and consider only generators of the group of symmetries. In Ref. 1, the authors extended previous work to detect and break symmetries in SAT PB, i.e., 0-1 ILP, instances. Symmetries in a SAT 0-1 ILP instance are¯rst detected by reduction to graph automorphism and then broken by adding symmetry breaking predicates (SBPs) to the formulation. In the graph automorphism step, the instance is represented by a graph and the automorphism problem for that graph is solved using graph automorphism software packages, such as saucy. 29 SBPs, representing the generators of group of symmetries, are then added to the SAT instances in CNF clause format.
Problem Formulation and Implementation
In this section, we show how to formulate the state assignment problem as a 0-1 ILP instance. We used an approach similar to the one discussed in Ref. 1 . The goal is tō nd the state assignment that leads to the minimum number of weighted transitions.
To illustrate the approach, assume an FSM with x states and a de¯ned weight between every two connected states. The number of bits, referred to as B, needed to encode each state is dlog 2 xe. The objective is to¯nd a unique state assignment to each state while minimizing the weighted hamming distance between the adjacent states. Two sets of variables are de¯ned for the problem:
. A Boolean variable b l i that represents bit l of state S i . A total of x log 2 x variables are de¯ned. A value of 1 (0) for each variable indicates that the corresponding bit is a 1 (0) in the original problem. Þlog 2 x variables are de¯ned. A value of 1 (0) for each variable indicates that the corresponding bit assignments are di®erent (similar) in the original problem.
The following set of constraints is generated:
. The XOR relation between the e and b variables for all state bits must be de¯ned using the following constraint:
Each XOR relation of the form ðr ¼ s È tÞ is expressed using four CNF constraints as follows:
This relation yields a total of 4Bð
Þ three-CNF constraints (i.e., each clause consists of the disjunction of three literals).
. Each state must have a unique state assignment. This is represented using the following PB constraint:
This relation yields a total of Bð x 2 Þ PB constraints. The optimization goal is to minimize the weighted hamming distance between the states. This is expressed using the following:
where n is the number of edges in the FSM and w k i;j is the weight of the edge between states S i and S j .
An illustrative example
In this subsection, we use the FSM as shown in Fig. 1 to provide the reader with an example that clearly illustrates the various steps of the formulation. The shown FSM has a total of four states. Therefore, two bits are needed to represent each state. A maximum of ð 4 2 Þ, i.e., six state combinations can exist. A total of 8b and 12e variables are declared. The XOR relation constraints are:
Since only four edges exist, 8e variables were only used. The XOR relations generate a total of 32 three-CNF constraints.
The unique state assignment condition is expressed using the following four PB constraints: Finally, the optimization goal is expressed using:
The optimization instance is passed to the ILP solver which returns the assignment: ððb 
Experimental Results
In this section, we report and discuss the experimental results obtained for the state assignment technique. The results for the MCNC benchmark circuits 30 are presented in Table 1 . We used the SAT-based 0-1 ILP solver MiniSATþ, 21 in addition to the generic commercial ILP solver, IBM-ILOG CPLEX 10.0. 23 All experiments were conducted on an Intel Xeon 3 GHz workstation running Linux and equipped with 4 GB of RAM. We used the default settings for MiniSATþ and CPLEX. A time-out limit of 10,000 s was set for all experiments. Since some SAT solvers do not accept fractions for edge weights and to improve the results accuracy, weights were multiplied by 1M. Table 1 lists the experimental results for MiniSATþ and CPLEX. The¯rst two columns show the name and size of the circuit; Time is the runtime in seconds needed to solve the problem; Value is the optimal cost achieved by the solver as explained in Eq. (5). Since the solver does not accept fraction coe±cients, all probability Values were multiplied by 10 6 . The table also includes three categories labeled 0-, 1-, and 2-extra bits. In the¯rst category, i.e., 0 extra bits, the minimum number of bits were used to represent the states, i.e., dlog 2 xe where x is the number of states. Note that we are not constrained by using the minimum number of bits to encode the states, and hence we decided to experiment by increasing the number of bits and try di®erent solutions. The increase in the number of bits needs to be reasonable otherwise this increase will lead to a complex combinational component of the circuit. The second and third categories, i.e., 1 and 2 extra bits, used ðlog 2 x þ 1Þ and ðlog 2 x þ 2Þ bits, respectively, to represent each state. Overall, the results obtained show the superiority of MiniSATþ over CPLEX in most instances. Although CPLEX outperformed MiniSATþ in some smaller circuits, for complex larger circuits MiniSATþ produced better results. For example, when considering the kirkman circuit, CPLEX timed-out after 10,000 s while MiniSATþ found the optimal solution in 26 s.
Note that while both solvers did time-out on some instances, the solvers did identify some solutions almost instantly. The identi¯ed solutions are useful since they represent state assignments with a low number of weighted transitions. The identi¯ed solution could also be the optimal solution, except that the solver timedout because it was busy trying to prove the solution's optimality. The Value column in Table 1 shows a value for all instances that did time-out. These values re°ect the best identi¯ed solution within the 10,000 s of search. In Table 1 , CPLEX times-out when solving the mark1 and kirkm instances while MiniSATþ solves them in less than 900 s. However, the solution identi¯ed by CPLEX is in fact the optimal solution since its value is equivalent to the MiniSATþ solution's value. The remaining instances that time-out with CPLEX, e.g., dk512, identify solutions with values close to the optimal solution's value identi¯ed by MiniSATþ. Perhaps, given some extra time CPLEX would have been able to identify the optimal solution.
When testing the advantage of adding extra bits to encode the states, results show that extra bits lead to better optimization cost values, but at the expense of increasing search runtimes and added circuit complexity. Figure 2 shows the FSM of the s8 instance and its corresponding state assignment. The circuit has¯ve states and hence, needs three bits to represent each state. The minimal optimization cost which represents the minimum weighted transitions is 161635.
In an e®ort to prune the search space and speed up the ILP solver, the tested instances were preprocessed and checked for symmetries, using the ShatterPB tool. 31 As shown in Table 2 , ShatterPB was able to¯nd symmetries in all instances in a short amount of time. Table 3 shows the results after detecting the symmetries and adding SBPs to the instances. Upon comparing the results of Tables 1 and 3 , it is evident that MiniSATþ signi¯cantly bene¯ted from the addition of the SBPs. For example, in the tma circuit, MiniSATþ was able to solve the instance with symmetries in 8524 s while it timed-out when solving the original instance. In terms of the e®ect of symmetry breaking on the performance of CPLEX, the results are mixed. For the category with 0 extra bits, CPLEX performed better on two instances (mark1 and ex2), but worse on six instances. This observation agrees with earlier work 26 that suggests that the generic ILP solver CPLEX is actually slowed down by the addition of SBPs. Since CPLEX is a commercial tool and the algorithms used by it are not publicly known, it is di±cult to pinpoint a reason for this disparity.
Conclusion
Starting from a probabilistic description of a FSM, this work has attempted to¯nd a state assignment solution that minimizes the switching activity of the state variables. The main contributions of this work are as follows: (1) We showed how to formulate the assignment problem as a SAT 0-1 ILP problem. (2) We experimented and compared the performance of advanced Boolean SAT and generic ILP solvers when solving the SAT 0-1 ILP state assignment problem. Results indicate that for larger topologies, the SAT-based 0-1 ILP solver, MiniSATþ, outperforms the commercial generic ILP solver, CPLEX. (3) We showed empirically, for the presented sample of MCNC instances, that increasing the number of state variables does not lead to noticeable improvement in reaching an optimal solution. (4) We tested the state assignment instances for the existence of symmetries and were able to detect symmetries in all instances. The detected symmetries were broken and used to improve the search runtime. Presented results indicate that detecting and breaking symmetries in such instances signi¯cantly improves the 0-1 ILP SAT solver runtime. As far as we know, this is the¯rst work that shows that state assignment problem contains symmetries that can be utilized to speed up search. The e®ects of the code assigned using the technique presented here on the switching activity of the combinational part of the circuits will be studied in future work.
